
## Digital Computersi-

A computer performs a tack by processing a propertial list of instructions. A list of instructions constitute a program. A set of programs to achieve a desired objective is known as approars. The physical components of a competer constitute a the hardware.

A computer consists q 5 basic hardware blecks, They are,

1. contral processing unit (CPU), 2. main temory unit (mmu),

3. Secondary storage unit (ssu), 4. Input unit (Iu), 5. Output unit (ou).



CPU = CU + ALU where, eve control unit

ALU = Arithmetic and logic unit. The minoprocursor functions as the CPU of the computer system. The unit of the processing expectly & CPU is defined interms & Mellion Instructions Per Second (MIPS) or floating Point Operations Per second (FLOPS).

Microprocessors +

" Minoprocessor is a programmable electronic device that controls interpretation and execution of the instructions. It is called as the computer." The word "miers" in the microprocessor subject to Ets small size and the processor" sefers to the device that performs computational and control operations. The world's first microprocessor is Intel's 4004, introduced in 1971. The present single chip, 16-bit micro-processors market how 3 major designers and manufacturers.

\* The 8086 : designed by Intel

\* The \$8000 1 designed by 22/09

\* The Mc 68000: designed by Motorpla.

The Intel 8086 is the . Eldert and the simplest. The 8086 has 95 basic instructions of which a substantial no. of them are only 8-bits long and support 24 addressing modes

## Microprocenor

- a microprocessor contains ALU, GPRs. stack pointer, program counter, clock timing extrand interrupt circuit.
- 2) It has reany instructions to reach data between rowmony and cpo.
- 1 It has one or two bit handling Instructions.
- @ Accen times for memay and Ilo devices are more.
- (3) Hieroprocenor based systems requires nome hourdware.
- (6) Hicroprocens based system is more plexible in design point of view.
- A It has single mornary rosep for data and code.
- @ less no. & pins are multifunctioned.

## Microcontroller

- 1) microcontroller contains the circuity of microprocessor and in addition it has bust-in Rom, RAM, Ilo devices, times and counters.
- (2) It has one or two instructions to make data between memory and CPU.
- (3) It has many bit handling instructions.
- (4) less access times for built-in memory and Ilo devices.
  - 5 Microcontroller based optimes suguises less hardware, reducing PCB tize and increasing the substitity.
  - (1) Less blazible in design point of view.
  - 1 It has depende memory vorap for data and code.
  - @ More no. of pins are multifunctioned.

- 1 A silicon chip separenting a CPU, which is capable of performing arithmetic as well as logical operations according to a pre-defined set & instructions.
  - @ It is a dependent unit. It requires @ the combination of other chips like timers, pregram and data memory chips interrupt conhollers, etc-for functioning.
- 1 Host of the time general purpose in design and operation.
- @ socrat contain a builtin Hoport. The 340 post functionality needs to be implemented with the help of external programmable peripheral interface chips like 8255.
- 1 Targeted for high end tracket where performance is important.
- @ limited power baving options compared to micocontrollery.

- 1 A microcontaller is a highly Integrated elip that contains a cpu, scratch pad RAM, special and general purpose negister array, onchip ROM/ PLASH memory for program storage, tomer and interrupt control units and dedicated No ports.
- It is a self-contained unit and doesnot require external interrupt conholler, timer, UART, etc. for its functioning.
- (3) Hostly application oriented or domain - specific.
- (4) react of the processors contain multiple built-in Sto posts which can be operated as a single 8 or 16 or 32-bit port or as individual port pins.
- 3 Targeted for embedded market where performance is not to critical.
- 6 Includes let of power Kning features.

O lesser number of instructions. @ Instruction pipelining and

increased execution speed.

- (3) onthogonal instruction set ( Allows each instruction to operate on any sugister and use any addressing mode).
- @ operations are performed on refisted only, the only memory operations are load and store.
- @ Programmer needs to write code to execute a task since the instructions are simpler ones.
- (1) single, fixed length instructions
- @ less silicon usage and pin launt
- 3 With Harvard Architecture

@ Greater number of instructions

CISC

- @ Generally no instruction pipelining Acon feature.
- (3) Non-orthogonal instruction set (All instructions are not allowed to operate on any sufficient and use any addressing mode. It is instruction-appendic)
- @ operations are performed on registers or memory depending on the instruction.
- 1 A large no- of sugristers are available. 1 Limited no. of general purpose sugristers.
  - @ Instructions are like macros in C language. A programmer can achieve He desired functionality with a single Instruction which in turn provides the effect of using more kimpler single instructions in RISC.
  - (7) Variable length instructions
    - (8) More silicon usage since more additioned decoder logic is required to implement the complex instruction decoding.
    - (9) can be Harrard or Von-Neumann architecture

Harvard vs. Von- Neumann Processor Conholler Architecture: Microprocessors | compoters based on the Von-Neumann architecture shares a single common bus for fetching both instructions and data. program instructions and data are stored in a common main memory. Von- We Neumann architecture based processors controllers first fetch an instruction and then fetch the data to support the Instruction from code memory. The two reperate fetches slows down the controller's operation. Von-Neumann architecture is also deferred as Princeton architecture, like it was developed by the Princeton University.

Microprocessors) controllers based on the Harvard architecture will have seperate data bus and instruction buy. This allows the data transfer and program fetching to occur rimultaneously on both buses. With Harvard architecture, the data memory can be sread and written while the program memay is being accessed. These seperated data memory and code memory buses allow one instruction to execute while the next instruction is fetched (pre-fetching). The pre-fetch allows much faster execution than von-veumann architecture. Since some additional hardware logic is suggisted for the generation

of control signals for this type of operation, it adds silicon complexity to the Aystem.





fig. Von-Neumann architecture

Harvard Architecture

- O seperate buses for instruction and data fetching.
- @ Easier to pipeline, to high performance can be achieved
- 3 comparatively cast high
- 1 No memory alignment problems
- (3) Since data memory and programs memory are stored physically in different locations, no chances for accidental corruption of program memory.



Harvard architecture

Von-Neumann Architecture

- 1 Single shared but for instruction and data fetching
- @ Low performance compared to Hanvard architecture
- 3 cheaper
- (4) Allows self modifying codes (self modit. Jing code is a code/instruction which modifies itself while execution).
  - 1 Since data memay and program reservory are stored phyrically in the same chip, chances for accidental corruption of program memory.

Intel 8086 Introduction " The 8086 is Intel's first 16-bit microprocessor. The 8086 is designed using the times technology and contains approximately 29,000 transisters. The eagle is packaged in a 40-pin DIP (Dual In-line Package) and orguines a single SV power supply. The 8086 can be operated at 3 different clock speeds. The standard 8086 sums at 5mHz internal clock frequency, whereas the 8086-2 and 8086-4 sun at internal eleck frequencies of 8 and 4 mHz, suspectively. An external clock generator driver thip such as the Intel 8284 is needed to generate 8086 clock input signal. The 8086 has a 20-bit address and hence it can directly address upto one megabyte (220) of memory. The 8086 uses a segmented memory. Register organisation of 8086: The 8086 processor provides on-this (within the processor) storage elements known as agaisters. The Registers are 16-bit registers. The fourteen, 16-bit hardware drepieters are divided into 5 groups as, · General Purpose Registers - AX, BX, CX, and DX -> General Purpose registers · Pointer and Index Registers - SP, BP, SI, and DI] -> Special purpose registers Degreent Registers - CS, DS, ES, and SS. · Instruction Pointer Register - IP · flag Register - F The general purpose registers are either used for holding data, variables and intermediate segults temporarily or for other purposes like a counter or for storing offset address for some particular addressing modes, etc. The apecial purpose registers are used as segment registers, pointers, index registers or as offset storage registers for particular addressing modes. Accumulator AL AX HA Base Obtret storage BL BH (a) Flag Register count CL CH Data DL DH (b) General data registers stack Pointer Source Index SP 51 Base Pointer BP Destination Index (d) Fointer Resisters Cer Index Registers code es Instruction Pointer Decta DS Ochra Instruction Pointer Register ES Stock 55 ( Segment Registers Registers in the 8006 micro processor

I General Purpose Registers (GPRS): The 4 GPRA 9 8056 which are 16-bits, can be used as operands and also used as the source and dectination stepister during the transfer of datas and computation, as pointers to memory and as counter, D Ax Register: function as the Accumulator. The neglister AX is always Involved in meeltiplication and division as the default operand. The usage of AX oregister is the most efficient in data movement, anithmetic and logical operations. The register AX is divided into 2 parts. The lover 8-bits of the Ax register is AL register and the higher 8-bit of the Ax register is AH sugister. The splitting of the Ax sugister into AH and AL sugisters is convenient for performing the late - data operations. 1 BX Register: functions as the Base Register. It is used as a pointer to a memory location. It is puttable for accessing the elements of an array from the memory. Be! The code for reading a word from memory location 40 in DS into degister Ax is as follows: mor bx, 40; Bx = address of the memory location ax, (bx) ; send memory pointed to by BX sugister. The register Bx is headed with the offset of the memory breation in Ds. The sugister BX can be treated as two 8-bit sugisters BH and BL. 3 CX Register - functions as the court Register. loop and Repeat instructions of 80×86 we ex suggister to hold superat count value. Extr To sepect a block of code loo times, the outline of the program is as! may ex 100 1 CX = loop count Beginofloop: ; body of the loop loop Begingloop 1 cx = cx-1, if cx to then being loop. @ DX Resister - functions as the Data Register. The acsister DX is the only register used as an 210 address pointer in the IN and out instructions. BY To read a character from the post number 100 and stores in Al exercter. mor da, 100 ; Dx = port address = 100

in al, dx ; read from port pointed to by suggister Dx.

The sufficient DX is also involved in 16-bit multiplication and division operations as the default operand. The suspicter Dx is most efficiently used in data movement, arithmetic, and logical instructions.

II. Special Purpose Registers 1-

1. Pointer and Index Registers:

The 8086 processor has 2 pointer sugisters, the SP and BP and 2 index suggisters, the 'SI and DI. The pointer oregisters are generally used for storing the offset address of data elements stored in the stack. The index replaters are used for storing index or offset of other data elements

O SI Register 1- Source Index, SI, register is used as a pointer to a memory location. It is suitable for accessing the data array (elements of an array) from the memory.

Bis code for treading a word from a memory location to In DS Into Ax segisteric mai Li, 40 ; II = address of the memory location

may ax, [3]; need memory boinded to by DS: 22 negistron

The register II is loaded with the after of the receiving location in Ds. The sugister st is useful in accessing contiguous memory locations, such as a text string In superat ording instructions, si is used as a pointer to a source

a DI Register + Destination, Register, & DI, register is used as a pointer to a memory beatin. Do: code for reading a word from memory location 40 in Ds Into Ax specialists mou di, 40 ; DI = address & the memory location ma ax, (di); read memory pointed to by DI: DI repitter. The Repieter DI is loaded with the offset of the mornory location in Ds. every in accessing contiguous memory locations, much as text string. In nepeat ording instructions, DI is used as a pointer to a destination extring element. 3 BP Legister !- Base Pointer BP, resister is used as a pointer to a merrary borstion is similar to the use of Bx, SI, and DI registers. on The outline of the code for reading the first parameter from the struck by the c language procedure call convention is as follows: push by ; save BP onto the stack mad bp, 6p , assign SP to BP. more an, [bp+4] ; beek for stack and put the contents into AX register BI is designed to provide support for passing of parameters between the procedures, local variables, and other stack based allocation and operations The BP refuter it southly used to access any location directly in the start. @ SP Register - Stack Pointer, SP, register is dedicated for maintaining an assay memory used as a stack. The resister sp always points to the top of the stack relative to ss. The process of storing data sixto onto the stack is known as bush operation. It is performed by push instruction; first SP is decremented by 2 and then the data is placed into a new location pointed to by SP. The SP is decremented by 2, because the stack in 80×86 system grows from higher to lover memory locations. The process of sectriciting (seading) the date from the stack is known as pop operation. It is performed by pop instruction. first, the contents of the memory breation pointed to by SPis read and stored in the destination and then SP is inovernented by 2 so that If points to the next element in the stack after the pop operation. The push and pop operations are performed on 16-bit operands. points 2. IP Register + The Instruction Pointer, IP, register always & the memory (offset) addoes & the next instruction to be executed. 20 However, some instructions, much as jump Segment obtset and procedure calls, can cause the IP to HXXXX DOOFH be loaded with a new value, thereby branching to the target code (Instruction) \* XXXXH HOXXXX Il does not fully specify the address of the next instruction to be executed. \*\*\*\*\* \* - Hexadecimal digit The effective address is computed as, 20-Bit address Physical Address = segment 4 16 + offset. Fig. Computation of Physical address. Effective address of the instruction = CS \* 16+IP = CS\* 10H+ IP. where, as is the code regiments hegister. The effective address generated is a 20-bit address which is a pointer to the next instruction to be executed.

In 80x66 processors based systems, the memory is organized into segments of 64kb dige. The 8086 processor is capable of addressing IMB (220) of memory. However, 8086 processor has 16-bit pointers to the memory, but a 20-bit address is required to address the main memory of IMB six. In 8086 processor, the address of memory has 2 parts, the request and the offset. Each 16-bit memory pointers or a memory offset, is combined with the contents of the 16-bit segment register to form a 20-bit memory address.

On a Register 1- is the code regresent register. The as register points to the stant of the 64 kto memory block which contains the next instruction to be executed. The next be the instruction to be executed in the code beginnent is pointed to by the affect in the register IP; i.e., the separent: affect combination is indicated by a cs. IP. The solb processor never fetches instruction from the separent other than that is defined by as and IP. The refister as can be caused by different instructions, including certain jumps, and calls and returns (for jump, far call, or far return). The register as cannot be loaded directly.

The register IP operates only solutive to the register as and no other register operate solutive to it.

- DS Register: is the Data Segment Register. The register DS is used to store the data register is the DS register points to the atom of the data register, a memory block of high 64 Kb, where most of the operands are streed. Normally, the memory offset to stored in the registers BX, SI and DI operate relative to DS, however, the register DI operates relative to ES in the case of othing instructions
- (3) Es Register: is the Extra segment register. The register Es is not dedicated I for any definite purpose. The extra segment is generally used to make an additional block of memory of hige 64kb available for data storage. The memory access in Es is less efficient than the memory access in Ds. The Es register points to the start of a memory block of size 64kb.

The Es is extensively used in string instructions. It is used as the destination beginnent, addressed by the combination of register Es: DI. It is useful in block copy, string comparision, rosemony scanning, and cleaning block of memory locations. The register Es can point to the data regiment it an extra block of memory (64kb) is not required.

(4) SS Register + is the Stack segment register. The SS register points to the start of the memory block (64kb) known as the stack memory. The offset stored in SP is capable of addressing only through the SS register. The register BP also operates relative to SS. The register SS allows the register BP to be used for accessing the parameters (parameters passed through stack) and the local variables that are parameters (parameters passed through stack).

Flag Register in The 16-bit flag resister of the 8086 processors stores information about the status of the processor and the status of the instruction executed most security. The 8086 play repister is divided into two pasts, viz. (a) condition code or states flags and (b) machine control flags. The flap are, is overflow flag -0, is Direction flag -D, misinterrupt flag -I, the Trap flag-T, we sign flag-s, in Zeno flag-2, with Auxiliary flag- Ac, (Viii) Parity play - P, ix carry play - Cy., (50) 110 10 9 8 7 6 DITTSXXACX fig. flag Register of 8086 The description of each flay bit is as follows ! 5 - sign blag - This blag is set, when the sexult of any computation is negative. for signed computations, the signed blag equals the MSB of the next. 2 - Zero blag - This blag is set, if the next of the computation or comparision performed by the previous instruction instructions is geno. P- Parity flag + This flag is set to !, it the lower byte of the occult contains even no. of be. C - carry blag + this blag is set, when there is a carry out MSB in care of addition or a borrow in case of subtraction. T- Trap flag + If this flag is set, the processor enters the Bingle step execution mode. In otherwords, a trap interrupt is generated after execution of each instruction. The processor executes the current instruction and the control is transferred to the Trap interrupt resulte soutine. I - Interrupt play + If this blay is set, the maskable interrupts are necognised by the CPU, otherwise, they are ignored. D- Direction flag - This used by, string manipulation instructions. If this flag bit is 'o', the string is processed beginning from the Lowest address to the highest address, i.e., autoincrementing mode. otherwise, the othing is proceed from the highest address towards the lowest address, i.e., autodecrementing mode. to AC - Auxiliary carry that - This is set, if there is a carry from the lovest nibble, i.e, bit three during addition or borrow for the lowest nibble, i.e. bit three, during subtraction. The conditional jump instructions do not use this blag. o- overflas player this flag it set, it an overflas occurs, i.e., if the overflas of a signed operation is large enough to be accommodated in the destination segister. For ex, in case of the addition of two signed numbers, if the seconds


averylows into the sign bit, i.e., the result is of movethan 72 bits in six of 8-bit

signed operations and more than 15 bits in size in case of 16-bit signed

operations, then the overflow blag will be set.

	g 8086 Aliero	processor r		
		Hode Hin. Ho	-de	
GND - 1	40 - Vec			
AD14 - 2				
ADI3 -3	39 ADIS			
ADIZ-4	20 A16,	52.		
ADN -5	SI AM	, 54.		
ADIO -6	31 A18	, 55		
AD9 -7	34 BH	-6 		
3 - 3Ch	8086 33 - HN			
ADA - 9	32 RD			
AD6 -10				
ADS -III	30 - RI	A GT, HOLD		
AD2 13	29 - 10	THE THE		
AD2 -14	28 - 52	7017		
ADI -15	27 - 51	DTIR		
AD0 - 16	26	DEN		
41 - IMM	25 05	ALE		
INTR-18	24 0	SI 12TA		
cek - 19	23 TE	11010	The State	
GND-20	22 RI	EADY		
		SET COST AND		
to. lin ca	nfiguration for	8086 Microprocessor		
Symbol Pin	Nr. Tue	Name and fun	6%	4
AD15 - AD0 - 2-				
		THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO I	these lines constitute +	
		m/ I/o address (Ti) a		74) bus-
	Ao is analogous	to BHE for laser byte	of data bus,	
A19/56 7		Address		
7	2-38	Address / Status		
A18/55 7 -				
Am t D				
A191 Sq				
A171 S4 A161 S3		d tains of the		
A16   S3		Bus High Enoble S	fellus	
A16   S3   BHE   S> 3		Bus High Enoble S Read	Adtus	
A16   S3    BHE   S> - 3  RD -	34	Read	fellus	
A16   S3   BHE   S> - 3	32 0		tettus	
A16   S3    BHE   S3 - 3  RD - 3  RE ADY -	34 0 32 0 22 Î	Read	hettus"	
AIG S3  BHE SA  RD  RE ADY  INTR  TEST	34 0 32 0 22 Î	Read Ready Interroupt Request' Test		
AIG S3  BHE SS - 3  RD  READY -  INTR  TEST -  NMI	34 0 32 0 22 <u>1</u> - 18 <u>1</u> 23 <u>1</u>	Read Ready Interrupt Request' Test Non-Maskable Interr		
AIG  S3  BHE  S> - 3  RD - 3  RE ADY - 1  INTR - 1  TEST - 1  NMI' - 1  PESET - 1	34 0 32 0 22 Î - 18 Î - 23 Î - 17 Î	Ready Interroupt Request' Test Non-Haskable Interro Reset	upt .	or and
A16   S3  BHE   S3  RD  RE ADY  INTR  TEST  NMI	34 0 32 0 22 <u>1</u> - 18 <u>1</u> - 23 <u>1</u> - 17 <u>1</u>	Ready Interrupt Request' Fest Non-Haskable Interru Reset clock +> provides pa	nic timing for process	or and
AIG  S3  BHE  S> - 3  RD - 3  RE ADY - 1  INTR - 1  TEST - 1  NMI - 1  RESET - 1  CLK - 1	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î	Ready Interrupt Request' Test Non-Haskable Interr Reset clock +> provides ba bus antroller. It	nic timing for process	a 33%.
AIG S3  BHE SS - 3  RE ADY - TEST - NMI - PESET - CLK - VCC	32 0 22 <u>1</u> - 18 <u>1</u> - 23 <u>1</u> - 17 <u>1</u> - 19 <u>1</u>	Ready  Interrupt Request'  Fest  Non-Haskable Interru  Reset  clock +> provides ba  bus controller. It  duty cycle to prov	nic timing for process is assystematic with	a 33%.
AIG  S3  BHE   SA - 3  RE ADY - 1  INTR - 1  TEST - 1  NMI - 1  PESET - 1  CLK - 1  VCC - 1  GND - 3	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î	Ready Interrupt Request' Test Non-Haskable Interr Reset clock +> provides ba bus antroller. It	nic timing for process is assystematic with	a 33%.
AIG S3  BHE SS - 3  RE ADY - TEST - NMI - PESET - CLK - VCC	32 0 22 <u>1</u> - 18 <u>1</u> - 23 <u>1</u> - 17 <u>1</u> - 19 <u>1</u>	Ready Interroupt Request' Fest Non-Haskable Interro Rest clock +> provides ba bus controller. It duty cycle to prov Vcc -> 5V prior supp	nic timing for process is asstronmetric with the optimized interni-	a 33%.
AIG  S3  BHE   SA - 3  RE ADY - 1  TEST - 1  NMI - 1  PESET - 1  VCC - 1  GND - 1  MN   MX - 1	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î - 40 . - 1,20 . - 33 Î	Ready Interrupt Request  Fest Non-Haskable Interr  Reset  clock +> provides be bus controller. It duty cycle to prov  Vec -> SV parks suppl  Ground  Harismum   Maximum	nic timing for process is assymmetric with the optimized interni-	of standing
AIG S3  BHE SA - 3  RE ADY - 1  INTR - 1  TEST - 1  NMI - 1  PESET - 1  VCC - 5  ND - 3	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î	Ready  Interrupt Request  Fest  Non-Haskable Interru  Reset  clock +> provides ba  bus controller. It  duty cycle to prov  Vec -> SV prior suppl  Ground  Hunionum   Maximum  Status -> These size	nic timing for process is assystantic with the optimized internially	off th
AIG S3  BHE S> - 3  RD  RE ADY  TEST  NMI  PESET  CLK  VCC  GND  MN/MX	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î - 40 . - 1,20 . - 33 Î	Ready Interrupt Request' Fest Non-Haskable Interr Reset clock +> provides ba bus controller. It duty cycle to prov Vcc -> SV parks suppl Ground Hunismum   Maximum Status -> These siss "had acknowledge"."	nic timing for process is assymmetric with the optimized interni-	off th
AIG  S3  BHE   SA - 3  RE ADY - 1  TEST - 1  NMI - 1  PESET - 1  VCC - 1  GND - 1  MN   MX - 1	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î - 40 . - 1,20 . - 33 Î	Ready Interrupt Request' Test Non-Haskable Interr Reset clock +> provides ba bus controller. It duty cycle to prov Vcc -> SV parks suppl Ground Harismum   Maximum Status -> These size "had acknowledge"."	nic timing for process is asstronmetric with itale optimized intervi- ly into flore to 3- state There status lines are characteristic Linterrupt telemon	a 33%. I timing
AIG  S3  BHE   SA - 3  RE ADY - 1  TEST - 1  NMI - 1  PESET - 1  VCC - 1  GND - 1  MN   MX - 1	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î - 40 . - 1,20 . - 33 Î	Ready  Interrupt Request'  Fest  Non-Haskable Interr  Reset  clock +> provides ba  bus controller. It  duty cycle to prov  Ver -> SV parker suppl  Ground  Hunimum   Maximum  Status -> These size  "had acknowledge".  S2 S1 S0  O(1013) O O	ric timing for process is assymmetric with ide optimized internic ly i	a 33%. I timing
AIG S3  BHE S> - 3  RE ADY	32 0 22 Î - 18 Î - 23 Î - 17 Î - 19 Î - 40 . - 1,20 . - 33 Î	Ready  Interrupt Request'  Fest  Non-Haskable Interrupt  Reset  clock +> provides ba  bus controller. It  duty cycle to prov  Vec > SV prikt supp  Ground  Hunimum   Haximum  status => There siss  "had acknowledge".  S2  O(1012)  O  O	nic timing for process is asstronmetric with itale optimized intervi- ly into flore to 3- state There status lines are characteristic Linterrupt telemon	a 33%. I timing

		o 1 1 Halt		
		(1900 0 0 code Access (Instruction fetch)		
		1 0 1 Read Memory		
		1 1 0 write remany		
		1 1 Pasive		
		310 Request / Grant -> pins are used by other		
Ra 197, ]-3	10,31	Ho Request Grant the processor to schare		
1711 )		local bus martire to force the processor to rebase the local bus at the rend of the processor's		
		current bus agele.		
lock 2	29	a lark + output indicates that other worken		
(0.42		the not to gain control of the		
		justern bus while lock is delive low.		
QS1, QS0 1	24125	o QUEVE status.		
0.41, 0.00		oc. os characterstics		
		o no operation		
		e first syte of opcode promy		
		1 . Empty the onene		
		1 Subsequent Byte from Overe		
HIJO	28	o' status line		
WR	29	o write		
INTA	24	a lament make a dedage		
ALE	25	o Address latch Enable		
DTIE	27	o Data Toransmit l'Reserve		
DEN	2.6	o Data Enable		
HOLD	31,30	310 Hold.		
A STREET, SQUARE, SQUA	and the same of	- Andrew - College Street Street Street		
Ratic 8056	System B	as operation +		
The 8086 and 8088 has been designed to work in 2 operating mode:				
1 Henricon Hade, @ Maximum mode.				
The m	nintmum	morte is used for a small misterns with a single		
processor our	d maxim	was made is used for medium to large side		
of onet is a 16-bit museporters.				
16-bit				
The 8088 signals can be estagorised in 3 groups.				
the country functions in				
admile having April friends				
* Eignals	naving 1	period franciscon of		
		Due operation +		



The BIU is openousible for transfer of Instructions, addresses, and data on the system bus to the execution unit. It handles the transfer of data between the processor, memory, and Ilo devices. It includes Instruction fetch, data fetch, address transfer, and computation of effective address of the memory.

The functional parts of the Buc Interface unit are

(i) Instruction Queue (10), iiis segment Registers, (iii) Instruction Pointer (1P).

(i) Instruction Queue (10) is of 6 befor in length and is used to sepecal up the execution of programs, by prefetching 6 instructions before in advance from the memory. The prefetched instruction are stored in a group of high speed begisters known as the instruction accur. The BIU works in parallel with the EU. The BIU fetches the instruction before while the EU is executing an instruction. The simultaneous operations of BIU and EU are possible only when the EU doesnot suggisse the system bus.

The process of fetching the next instruction in advance to while EU is executing (6) the current instruction, is known as "pipelining" (ii) segment Registers+ The BIU contains 4 16-bit segment sugisters. They are, (a) code Segment (cs) repister, (b) Data segment (Ds) sugister, (e) stack segment (SS) sugister, (d) Extra segment (ES) sugister. These registers are used to store the 16-bit starting address of the tementary regrests. The BIU generates a 20-bit address using the segment and the offset components of an address. BIU can address the more many locations starting from OCCOOH to FFFFFA (0 to 1Mb). the fir segment address -> 1005 H Offset address -> 5555H segment address -> 1005H -> 0001 0000 0000 0101 shifted by 4 bit positions -> 0001 0000 0000 0101 0000 -> 0101 0101 0101 0101 obtset address Physical Address - + 0001 0101 0101 0101 155 AS H 1 5 5 AS (li) Instruction Pointer (IP) - -The negister IP always holds the address of memory location (offset) of the next instruction to be executed. As the instruction is executed, the IP is. advanced to point to the next instruction in the mention. Instruction pointer is also called as the program counter in other microprocessors. 2. Execution Unit (EU):-The EU works in parallel with the BIU. It informs the BIU the location at which the next instruction data is to be fetched. The phases of execution of the instruction are fetch, Decode, Execute, and write. The fetch phase performs fetching of the instruction from the instruction queue. The decode phase performs the decoding of the instruction. The execute phase performs seal (actual) operations on the data. The write phase performs the operation of storing the computed serult at the distinction The functional posts of the EU are, in control system and Instruction seconde, in Arithmetic and Logic unit (ALU), aii) Plag Register, au) General Pumpore Registers, (V) Stack Pointer Register, (vi) Pointer and Index Registers. is control circuitry and Instruction decoder & The control circuit of the EU directs all the internal operations of the processor. The instruction in the EU translates the instruction fetched from the memory into a series of actions carried out by (i) ALU: Performs &-bit or 16-bit mathematical operations such as addition, subtraction, multiplication, division, data conversion and logical operations like legical NOR, OR, or AND. It also performs negister increment, decrement, and shift operations. (iii) flag Register+ The 8086 processor has nine, 1-bit flags to replace the status of the CPU. The 16-bit flag legister of 8086 stores the information about the status of the precessor and the status of the instruction executed most recently. IN, General Purpose Registers + The 8056 processor has bour, 16-bit apple. They are Ax, Bx, ex and DX. Each of these 16-bit jugisters can be considered as two 8-bit registers distinguished as high and las order bytes, go the suspective to and offenced as AH, AL, BH, BL, CH, CL, and DH, DL. (v) Start Pointer Register + 50, points to the current top of the stark. The serister BP is used as the stack pointer. The SI and DI registers are the source and destination index scritters conjuctively used primarily for manipulating strings.

Working Portneiple & 8086 r

The 8086 CPU consists of 2 reperate processing units, the EU and the RIU. connected by a 16-bit ALU date bus and an 8-bit queue bur. The EU abriling Instructions from the Instruction prefetch queue (10) maintained by the BIU and executes the Instruction using a 16-bit ALD. Execution of the Instruction involves maintainance of the con status, the control look, and the manipulations of segment and offset address within the 16-13t limits. The EU accesses the memory and peripheral devices through occurrents to the BIU, which is the record precessing unit, performing the bus operations for the EU on a domand basis. It involves generating physical address from the reponent ougisters, the offset values, and writing out the back Desults. The BIU is also responsible for prefetching instructions from the IR whenever possible, to teep the EU bury with prejetched instructions under normal condition and for resetting the IR when Eu transfers control to another location (bay Jump). The BIU and EU operate independently enabling the 8086 to overlap the instruction fetch phase and the execution phase to as to speed up the execution of instructions.

program and calls a special noutine which "services" the interrupt. The event that causes the interruption is called interrupt and the special noutine executed to service the Interrupt is called interrupt service soutine/procedure (ISR).

Normal program can be interrupted by 3 ways:

1) By external right, 1) By a special instruction in the program,

3 By occurance of some condition.

An intersupt caused by an external aignal is referred as a hardware intersupt.

conditional interrupts or interrupts caused by special instructions are called software interrupts.

8086 Interrupts +

An 8086 interrupt can be come from any one of the 3 sources!

is External right, is special instruction in the program

(ii) condition produced by instruction.

d) External signal (Hardware Interrupt) :-

An 8086 can get interrupt from an external signal applied to the non-markable interrupt (NMI) input pin, or the interrupt (NTR) input pin.

ii) special instruction +

8086 supports a special instruction, INT to execute special program. At the end of the ISR, execution is usually oreturned to the interrupted program.

in) condition Isolated by manufaction -

An 8086, is interrupted by book condition produced to in the 8086 by the execution of an inchreation for ex, divide by sero: Program execution will automatically be interrupted if you attempt to divide an operand by 3000.

At the end of each instruction upde, 8086 checks to see if there is any interrupt represt. If 80, 8086 responds to the interrupt by performing series of automs.

nain
Push flags
Clear IF
Clear IF
Clear IF
Fush IP
Fetch Israddness

Pop Plags

Pop Registers

Lear IP
Pop Registers

Pop Registers

fis. sost interrupt ocaponice

the blag susister on the stack.

iii) It disables the INTR interrupt input
by cleaning the interrupt blag in the
thy suspister

(iii) It never the trap flag inthe blag register

(iv) It decrements sp by 2 and pushes

the current cs contents on the stack

(v) It decrements sp by 2 and pushes the

current IP contents on the stack

of the start of the procedure by loading the CS and IP values for the start of the like.

An IRET instruction at the end of the ISR acturens execution to reach program.

The 2086 gets the new values of cs and IP repieter from 4 morning continues eddnesses.

Notion it surfaceds to an interrupt, the 2086 goes to memory locations to get the cs

and IP values for the start of the ISR. In an 8086 system, the first I kingle of memory

from 00000H to 0003FFH is surround for storing the starting addresses of ISR. This


Heart of morning is often called the interrupt vector table or the interrupt pointer

table. Since 4 bytes are required to store the Cs and IP values for each ISRs,

the table can hald the starting addresses for 256 ISRs.

IRET

Each interrupt type is given a number between a to 255 and the address of each interrupt is found by oraultiplying the type by 4, Exi fire type 11, interrupt address is  $11\times4=44=(44)_0=00020H$ .



(5) Quarklass interrupt (Type 4) +

The type 4 interrupt is used to check querklass condition after any signed anithmetic operation in the statem. The 8086 averblass black of will be represented in the destination suggister or memory location.

for ex., if you add the E-bit signed number 0111 1000 (+120 decimal) and the E-bit signed number 010 1010 (+106 decimal), sundt is 140 0010 (-98 decimal). En signed numbers, MSB is nexamed for sign and other bett persents magnitude of the number. In this ex, after addition of two E-bit signed numbers, the sumit is negative, kince it is too large to bit in 7 bits. To detect this condition in the program, you can put interrupt on overflow instruction, into, immediately after the arithmetic instruction in the program. If the overflow blog is not set when the sook executes the INTO instruction, the instruction will simply function as an NoP ( No operation). However, if the overflow blog is set, industring an overflow error, the sook will execute a tope y interrupt after executing the INTO instruction.

Another way to detect and sespond to an overflow error in a program is to put the jump it overflow instruction (TO) immediately after the arithmetic instruction. If the overflow flag is set as a sessuit of acithmetic operation, execution will jump to the address specified in the TO instruction At this address, you can put an error vocitive which overfoods in the way you want to the acethor.

6) Leftware interrupts (Type 0-211) -.

The 8086 INT instruction can be used to course the 8086 to do one of the 256 possible interrupt types. The interrupt type is specified by the number as a part of the instruction. You a can use an INTZ instruction to send execution to an NMI Interrupt results routine. This allows you to test the NMI routine without needing to apply an external dismal to the NMI input of the 8086.

with the S/W interrupts, you can call the desired northness from many different programs in a Mystem, Ex., Blos in IBM Pc. The IBM Pc has an its Rom collection of northness, each performing some specific function such as reading character from keyboard, writing character to CRT. This collection of continess suffersed to as Basic input output system (B105).

the Blos nocitives are called with INT instructions.

We will summarise interrupt newponce and has it is serviced by going through following steps:

@ 8086 pushes the blag suggester on the stack.

@ It disables the single step and the INTR input by charing the trap that and interrupt blay in the they suggister.

@ It saves the current as and IP desister contents by pushing them on the stack.

Of it does an indirect far jump to the start of the routine by loading the new values of cs and IP sufficter from the memory where address calculated by multiplying 4 to the interrupt type; En; If interrupt type is 4, then memory address is 4x 4 = 1610 = 10 H. So, 8086 will read new value of IP from occile H and Cs from occile H.

(5) Once there values are loaded in the CS and IP, 8086 will fetch the instructions from the new address which is the starting address of ISR.

@ An IRET instruction at the end of the ISR gets the previous values of and IP by popping the CS and IP from the stack.

a) At the end, of the blag suggister contents are copied back into blag suggister by popping the blag suggister from stack.

Markable Interrupt CINTR) :


The 8086 INTR input can be used to interrupt a program execution. The 8086 is provided with a mastable handshake interrupt. This interrupt is implemented by using Two pins - INTR and INTA. This interrupt is enable or disabled by STI CIFED or CLI (IFED), suspectively. When the gost is reset, the interrupt flag is automatically cleared (FEO). So after next, INTR is disabled. War has to execute STI instruction to enable INTR intersupt.

The cost responds to an INTR interrupt as follows: (1) The 8086 first does 2 interrupt acknowledge machine cycles as shown in the fig. to get the interrupt type from the external device. In the first interrupt actions ledge machine upde, the 80% bloats the data bus lines ADO - ADIS and rends out an INTA pulse on its INTA output pin. this indicates an interroupt acknowledge eyele in program progress and the system is ready to accept the Interrupt type from the external device. During the record interrupt acknowledge machine cycle, the 8086 rends out another pulse on the INTA output pin. In response to this record INTA pulse, the external device puts the interrupt type on lower 8 bits of the data bus.

1 1, 172 173 174 17, 17, 17, 172 173 1 741 ALE LOCK ATM ADO-ADIS fig. Interrupt acknowledge machine eycle

@ Once the 80% receives the interrupt type, it pushes the blog register on the stack, clears TF and IF, and pushes the CS and IP values of the mext instruction on the stack.

(3) The 8086 then gets the new value of IP from the morning address equal to 4 times the interrupt type (neurober), and cs value from rosemony address equal to 4 times the interrupt number +2.



They UNTTo 2 species out of sent 8086 Programming 2. Stiricted Magazining & SUDA CODE. 1. Program development steps and sules. 2. Instruction set 3. Addressing modes 4. Assembles Disnectings 5. writing Anthemitic and Assembler sorting Problemso 1. Program Development Rules & Steps --) Major steps in Developing An Assembly Language Program. 1. Defining the Program (or) Problem. a Representing Program Operations 3. Finading the right instructions 4. Wolfing A Program . 310 3808 of mothers 10 Defining the Problem: Find out the problem Ex: Multiplication, Division, Sorting, Addition

S. Representing Program Operations. Formula (or) Sequence of operations used to solve a programming problem is called Algorit


There are two ways of Algorithm. 1. Flow chart minimorport 2000 2. Streeted Programming & SUDO CODE. Exz for Flow chart trangelesso marpor Start show present tes notherton set Mov AXI 1234H ] eld residens Mov BX, 3436+1 1111A Rogram Developm XBIXA Idda 1 Steps 1-Major stops in Design Result Dwg Programs 3. Finding the Right Instructions Instructions in 8086 are mainly divided into following categories and molder and printed le Data Transfer Instructions (Move, push, por Load) 2. Arthmetic Instructions [ADD: MULIDIVISUR] 3. Bit manpplication instruction (DD, DW, DB) 4. st oing instruction (shift, rotate, right, left, NI, N2, 13 5. Program Execution Transfer Instruction

6. Processor control system [JNZ, ZF] [JNZ-JUMP NOT ZERO) [JZ = JUMP IF ZERO) 1. Writing A Program :-S. Instaltion and Instructions: Ot is used to Prisilize various parts of the programs like segment registers, FLAGIS & perogrammable fork devices. ii, Standed Program Formate- It is a tabular program format containing Address, data (or) code lables, mnemonics, operands and commands. (Fii) Documentation 2- You should document the C:TASM TIASM Filencome . ASM program. 3-Linker - A program used to join fink severa \* trogram Development Took :- 11 2911 le Editor 21 12 suimpord aprol profile williams 2. Assemblerour sons son to do the 3. Inker 5. Debugger smonstil Mult //Manti) 4. locator 6 Emulator 10 Editor - An editor is a program which allows you to create a file containing Assembly language statements for your program. of of 10

If you make a typing error the editor will let you backup and correct 9t C: TASM/COIT Filename . ASM 2. Assembles: It is a device which conver Assembly Language to Machine Language (or) Binary Language. -) It generates two files on floppy (or) Hard file generated by the assembler called as Assembler List file C: TASM | TASM Filename . ASM 3. Linker: - A program used to join link severa object files into one large several file. while writing large programs it is usually more efficient to define large programs into small modules. 1894/18 -8 C: TASMII TLINK Filename. ASM 4. locator: A program used to assign address of where the segment of object code er to be loaded into memory.

5. Debugger : A debugger is a program which allows to load your object program into system Memory. -) We have to run and debug. C: TASM 11 TD Filename . Exe 6. Emulator :- It is simplar -) It is used to test Hardware & Soft ware of External systems tourist mitalignam hift and Rotate Tristan Chions TRANSFER INSTRUCTOUNG command to the processor to perform data from source operand to desi Instruction: A A Micro processor is a vom multipurpose programmable device. Et can perform the required operation buy giving com instruction without gourng any command to not a useful deusce It is a machine, instruction is Instruction Format : The help of understandable language (ALP) the representation and size of an instruction is - Register/Memory instruction of formation called as MOD Reg RM opqode W mode Register of Register

INSTRUCTION SET OF 8086 1-1 The 8086 instructions are categorised into the following main types:-1º Data copy/Transfer Instructions 2. Arithematic and Logical Instructions 3. Branch, Instructions 4. Loop Instructions of mes of the outstand 5. Machine control Instructions of book 27 10 6. Flag manipulation Onstructions of 2/2 longst 7- String & Shift and Rotate Instructions O, DATA COPY TRANSFER INSTRUCTIONS These types of instructions are used to trans data from source operand to destination operand Mov: This instruction copies a word or, byte of Mov :- Inisolater from source to destination to beals EX: MOV AX 1 5000 H ne executived exercation buy giving on XX, Exp. Now have with which with thout gruphy and comx31,20 vom Mor CLI (357AH) lut sou a ton PUSH: This instruction pushes the contents of the specified Reg/ Mem location on to the stack The stack pointer is decremented by 2'after each execution of the Instruction. Pusha rused to pull all the registers in the stade popa: used to get words from the stack to all



OUT: copy a byte from Accumular to port EX- OUT D3H, AL PUSH (5000H) DUT DXIAX LEA: Load Effective Address of operand 90 specific Register 1771 GX LEA reg, off-set LDS: Load DS Reg & other Register from memory silex. Mos isied men with mitant sill is FLAG TRANSFER INSTRUCTIONS: - LAHF: Load AH with low byte of Flag Register stack possibles is incremented THAL - x3 SAHF: store AH Register to low byte of Flag Re EX - SAHF CHIE HIS PUSHF: copy Flag leg to top lof stack. Popula registrathand the stack from sm [SP] + [FIAGES] XA POPF: copy content of top of stack to Flag oft to day on and exi- POPF (10) atyd aprinds : 1016 shapened & [SP] nothwill side ARITHMETIC INSTRUCTIONS: 200 500000 boilion The 8086 provides many arithmetic operation Addition, subtraction, multiplication and companing M. copy a byte from specified part to accomilo HEO JA - MI - KA

Instructions to perform Addition: \* ADD: used to add the provide byte. EX- ADD AXIOIOOH 202001000 ad mos coll out ADD AXIBX 1 18 TO THE BOOK STORE OF THE BOOK STO brown ADD AX; [SI] a. ADC = used to add carry (ADC Add with carry) EX - ADC AXIBX . HOOSO INA 9MO ADC AXI(ST) XTIXA 9MD ance used to increment the provided byte word Institutions to perform multiplication! pd exi. INC bx 4. AAA: used to adjust ASCII after addition. 5. DAA: used to adjust the decimal after the addition / subtraction operation, Instructions to perform subtraction: # SUB: used to subtract the byte from byte word

from word. Ex: SUB AX 10100 H

SUB AX 18X

8. SBB: used to perform subtraction with borrow

Ex: SBB: used to perform subtraction with borrow SUSBINE USED AX, OIDOH Shirib of bose vide of bytel

S. Dec: used to decrement the provide bytel

3. Dec: used to decrement the provide bytel · brain partidady stavob bompie (10) styd 5000H

4. NPG: used to negate each bit of the provi bytelword and add Ilais complement. 5.1 NC: This can be increased the contents of the specified Register. Ex: Inc. Ax 6. CMP: used to compare 2 provided byte word EXICMP BX10100H bbo of book 100 CMP AX, 0100 H Xaixa SOA CMP BXICX (E3), XA SOA 7. AAS: used to adjust ASCII codes after subtrail 8. DAS: used to adjust decimal after subtraction Instructione to perform multiplication: 1. MUL: used to multiply unsigned byte I word By bord rotto 1132A Jaugho of beauting 2.1 mul: used to multiply signed byte by byte word By word without be I would be 3. AAM : used to adjust Ascil codes after multiplication bordon of besu sus Instructions to perform divisions 1. DIV : used to divide the unsigned word lated by byte (or) un signed double word by work 21 DIV: used to divide the signed word by byte (or) signed double word by word.

AAB: used to adjust AscII cades after division. cow: used to fill the upper byte of the word with the copies of sign bit of the lower byte cwD: used to fill the upper word of the double word with the sign bit of the lower word DAS Decimal Adjust After Subtraction.

## Logical Instructiones

The instructions of this group perform logical AND, OR, XOR, NOT and TEST operations

AND: This instruction bit by bit ADS the source operand that may be an immediate Register/men exi- AND AXI 0008 H 8000 INCHILITER MANOR ARE

and AxiBX 2001 Prestructions X81XA DUA

or: It performs bit by bit logical or operation of two operands and places the result in the specified destination.

XOR: It performs bit by bit xor operation of two operands and places the result in the especified destination.

NOT: Take one's complement of the content of not a specified register (or) memory locations.


Test: Dt perform logical AND operation of and specified operand.

Specified with another specified operand.

Brianch Instructions: 1000 00 00 0000 1. These instructions transfer control of execution to the specified address. All the callitump, into and return instructions belong to this category & when this type of instruction is executed, the Cs and IP registers get loaded with new values of cs and IP corresponding to the location to be transferred tog good and 3. Branch Instructions transfer the flow of of the program to a new address specified in Instruction directly (or) Indirectly 4. The Branch institutions are classified into 2 1. unconditional Branch Instructions X8 M and a. conditional Branch Instructions 1. unconditional Branch Instructions: In unconditional control Transfer instruction the execution control is transferred to the specified location independent of any status (or) condition. The es and IP are unconditionally modified to the new Cs and IA CALL: The instruction is used to call a subrouting may be specified directly or indirectly.

RET [Return from the procedure]: Returns program execution from a procedure to the next instruction DRET [Return from ISR]: Returns program execution from an interrupt service procedure to main program DNT N (Dotemust Type N): when DNT N instructions is executed the type byte N is multiplied by 4 and the contents of IP and CS of the interrupt service routine will be taken from memory block in Tood segment. INTO (Interrupt on overflow): This is executed, when the overflow flag of isset This is equivalent to a type H interrupt instruction Conditional Branch Instructions: JZ: Transfer execution control to address except to extend device history JNZ: Transfer execution control to address label, A ZF = offe offeetly effort in Tan? HA DINZ: Do not jump it not zero . sty. 112 , 113, 012, 013 Loop Instructiones !! Good and - o is \* The loop, loopny and loops instructions belong to this category. These are useful to implement different loop structures. STD - Set direction Floor

\* loop : Jump to defined label untill CX=0 \* loopnz; decrement cx register and Jomp if CX to and ZFto (22 mile mutig) \* LOOPZ/LOOPE: - decrement ex Register and Jump if cx to and ZE I mades. [he sque knowned] un Here CX = Register d mit adt balunara I zero Flagin to shops with Machine control Instructions of the partier, spile \*These instruction control the machine status NOP, HUT, WAIT and Lock who do dourstant of MAIT-wait for test input pin to go low HIT - Halt the process to at toolowings of NOPLOT No operation another damped long 1915 LOCK- Bus lock instruction prefix , was esc- escape to external device 19 kg NDP Flag manipulation instructions All instructions which directly effect the flag register belong to this category. This instructions CLD, STD, CLI, STI etc. CLC-clear carry Flag project another complements carry Flag qual sall transfern? ste lotset carry Flag propolos sint CLD - clear direction Flag STD - set direction Flag



Addressing Mode - fold formation on the -) Every instruction of a program has to be operate on data. The method of speciffing data to be operated by an instruction is called a Addressing mode. There are "" Adressing mode are following can be classified into "5" groups. cany flag. 1. Register addressing mode 2. Immediate addressing mode 3. Direct addressing mode 4. Register indirect addressing mode 15. Base addressing mode dipid to Group. . 6. Indexed addressing mode . 7. Base Indexed addressing mode 8. string addressing mode 9. direct 20 core addressing mode [ Group-3 10-Indirect addressing mode 11. Relative addressing mode & Groop 4 2. Implied addressing mode & Group 5. Here the 12 addressing modes are divided into 5 groups are: or = Rotate Right Register addressing mode: The data can be transfer (or) copies from register to register. EX:- MOV AX, BX [It copies data of BX to AX Register] MOV BX, CX (It copies data of CX to BX Register)

Immediate Addressing mode: In this addressing mode, immediate data is a part of instruction and appears in the form of successive byte (or) byte EX:MOV AX,0050H [0050H is a immediate data and it is moved to register AX) Direct Addressing mode: In the direct addressing moder a 16-69t address is directly specified in the instruction as a part of it. EX : MOV AX, [1000 H]. Addressing mode: Register Indirect In this addressing mode, the address of the memory location which contains data (or) operand is determined in an indirect way using offset with registers. The offset address of data is the either BX (or) SI (or) DI register- The default segment register is either DS (or) es: Atta bololog 21 show EX: MOV AX [BX] Base addressing mode. In this effective address is the sum of base register and displacement. EX: MOV ALI (BP+0100) 12/1/201 of shalings 28 trog Indexed Addressing mode - In this type of addressing made the effective address is sum of index register and displacement ex. MOV AX, [ST + 2000] D1+3000

Base indexed addressing mode: In this the address is sum of base and index registers to most all as supports Base register : BX; BP 1 110200] HOROTINA Index register: ST, DT Addressing mode . In - It EX :- MOV AL, [BP+ST]

MOV AX, [BX+BT] thurston as a part of it. string addressing mode -This addressing mode is related to string instru In this value of SI and war the value of and decremented depending upon the value of In this value of SI and DI are auto incremente directional flag. MOVED AN MOVED AN addressing mode: This addressing mode is related with the input & output operation EX - DNA145 ( MOV DX (BX) Les this effect, ATUO dress Indirect Addressing moder In this addressing mod Indirect thatesing In register Dx before executing port is available in register Dx before executing 10- Input output operation. For and 21 Existed odding price addited beyond addressing mode the e index register and displayantle ex. [MOV AX, [SQ + 2000]

Relative Addressing mode: The data is available at an effective address formed by adding sbit (or) is bit displacement with content of any register - offset address BXIBPISIFDI. MOV [CX [BX + DI +04] (BX + DT + 08) Index Displacement Base Index Base Addres Implied Addressing mode: litself specify the operation In this addressing made the instruction is and predefined. In this mode the register are used for spectying operands but there registers predefined or the discelline specifics that the Time willing the source program is stored in logical equal AAA . ANTE CE : CODE, DS: DATA, S&: STACK

Assembler directives on effective address formed by adding shit to bit displacement with content of any register while to the (NO + ECX (BX + DE + OH) (80 + TO + X8) ... Base I Index | Displacement ASSUME: 18 192 7 102 19 to the assembles. 1. Shows the segment name 2. It provides information to the assembles organding the name of the program (or) data segment for that particular segment ippoge 3. The directive specifies that the instruction of the source program is stored in logical segme Ex: ASSUME CS: - DONE . AAA ASSUME CS : CODE, DS: DATA, SS: STACK

DB [Define byte]: [8 bits] -) The DB directive is used to receive byte (or) byte of memory locations in the available memory. . Mest strate past aspect and tober in EX :- MARKS DB 35+1, 30+1,35+1,40+ Define Ten bigles : [ b words 1 8 the DT directive directs the governor to define the soft estated as provinger addition bastings and dorage and instralize the 10 topics with specified DW [Define word]: [a byts=16 bit] o mod : xolons The Dw directive server the same purposes as the DB directives but it now makes the assembles reserve the number of memory words Syntax: vanable name Dw instialization values

Ex: words Dw 234H, 4567H, 2367H (16-bit) instead of bytes. amemostal of boss it switchis quin entit alt principally 10 and mi subsang to be about the called procedu es they pro soit be independent program modules with 66 theuns somials DQ (Define Quad word) (data stored in memory) This directive is used to direct the assembler to reserve 4 words (8 bytes) of memory for the

specified variable and may initialize it with Specified values. [4 words - 8 bytes - 64 bits] Syntax: Name of variable De initialize value Ex: Dota 1 DQ 123456789-ABCDEF2H. DT [Define Ten bytes]: [5 words = 80 bits] The DT directive directs the assembler to defi the specified variable requiring to bytes for its storage and instralize the 10-bytes with specific · Syntax: Name of variable of initialize values Ex: Data 1 DT 123956789 ABCDEF34567H. Progra END [END of Program]: ALP [Assembly language -) The END directive marks the end of an ALP The statement after the directive END will be Igonorical by the assembler. The END should wend END (END of procedure) : \* The ENDP directive is used to indicate the end of procedure in the AL programming the subractines are called procedures. They may be independent program modules with returns particu values to calling programs: bour sould ext procedure start skip: JNC DX start ENDP TO ( Stip eNP ....

ENDS [End of segment]; The ENDS directive is used to indicate the end of logical segment / It appears will prefix to mark the end of segment trainless I stuber ex: DATA SEGMENT code segment code ends slubrald DATA ENDS DD (Define Double word): (4 bytes, 30 bits) This directive is used to declare a variable of type double word (or) restore memory locations which can be accessed as type double word FOU (Equate): This directive EOU is used to assign a label with a value (or) a symbol. The use of this directive is just to reduce the recurrence of the numerical values (or) constants in a program code. Ex. Marks eau 40H, 60H, 70H, 80H. External): 1000 un 110 vom -) It is used to tell the assembler that the name (or) label following the directive are some other assembly module.

Ex: Module 1 statement External Factorial FAR 9MT (X) module 1 ENDS.

Public: The deri directive is used to instruct the assemble that a specified name (or) labe will be accessed from other modules? Ex: Module 1 statement transport to has Public Factorial FAR THOMOS ATTO Module 1 ENDS DATA ENDS ORGI (origin.): changes the starting offset address of the data. -) It allows to set the location counter to a desired value at any point in the program. El code segment ORGO 50001+ 6020 27 009 softs only Note: i.e., The code segment starts from 5000 PTR (Pointer): The pointer operator, used to declare the type of label, variable long memor operand. Ex: MOV AL, BYTE PTR [SI]OM 13 MOU ALI EWORDPTR (2000 H) Far PTR (far Pointer): This directive Indicates the Assembler that the label "far PTR" is not available within the same segment in EX: JMP FAR PTR LABEL A sluban

max to offed BNIT-MI ax 1 1000 of the 8051 Micro Controlleripe -) Archatecture intel 8051 Microcontroller -) Pin Diagram -) Proput and output codes and drawits, memory organization, counters (or) limers 1968 > Serval data input (or) output Pasalsus -> interropts. espec [ tid (8) appointents) regions.

Micro Controller: [ in built components) regions. -1A single chip (or) A CPU with all phosipherals Iske RAM, ROM, Dlo ports, timers, Adciete, on same Analog Digital circuit Exin Intel 8051 Motoral 6811 zilog's 78 PIC 16x etc. Evaluation of Microcontroller -) First MC name is TMS 1000 was introduced by Texas Instrument in 1974 -) In 1976, Motorola designed a MP chip called 6801. 1974 -) Texa's - TMS 1000 1976 -1 Motoral - 6801 later - Intel-8048

Specification with CPU, 1 kB ROM, 64 bytes of RAM, 27710 piny of Rom , 1288 of RAM ,
1980 -) Intel 805) ( urb of Rom , 1288 of RAM ,
Two 16-bit Times, 32-210 pins) Ontel 8096 MC (16 bit MC) lughoo boo duque Pickuci6 C64 [8 bit Mc] redamos inortosimo Motoral MPC 505 [32 bit] lugar otab loss 1985 1BM company 10403GA [32 bit] -11983 24 grandol In recent 4times illia opo ( (10) 48/10 9/01/2 A Ke Rom: Rom: The parts times, Docietics on seem " Analog Digital in cut in Patel 8051 Motoral P811 PIC 16x etc. valuation of Missrocontrollers. Heret Mc name is TMS1000 was introduced Dy Texas instrument in 1979 In 1976) Motorola designed a MP chip 0001 2My - 2'0001 (- PEP) colled 6801. 1088 - losotom 1- 8801 later - Intel-8048

Pin Dragram of 8051 Microcontroller: -) The 8051 MC is available as a 40 pin dip CHIP [dip-dual in package] and it works at 5vdc I Among 40 pins a total of 30 pins are alloted for the 41 parallel ports Por P1, P21 P3 1.e, each occupies 8 pins remaining are VCCI CIND, RESET, XTALI, XTALIEA, ALE, - etc., sayo voca 20 200 de P1.0 2 troq rot- boto39 Paro ADo 2119 sent 38 Po.1 100 10 Juga 31 P6-3 200 929 31 P6-3 200 929 116 P1.5 P1.5 -1d sof 0014 535 18.4 416 ADS P1.5 6 34 Ro.5 ADS

P1.6 7 07 33 Po.6 ADS

P1.4 80 343 | P1.4 AD | P0.4 AD | P3-0 10 P3-0 10 P3-1 PSEN DIA SALET PROGRAMMENTAL PROGRAMM PNTI P3.3 13 1000 28 P2.7 P15

PNTI P3.3 14 27 P2.6 P14

To P3.4 15 30 100 28 P2.7 P2.6 P14 25 P2.4 A12 2001 WR P3.4 Had not dans 23 12.3 Along 8 21 111 ( XTAL 19 House some 22 Prise Ageor 2 lett born ente Jelquand a faxt, axa jel pero A8 · (as, va) stampis tortans; [IT, of] signals (arue)

Signal Description: Port 0.0-0.7 [AD0-AD4] Molious 21 )M 1308. The port zero pins multiplexed with address data -) If Micro controller is Accessing external memory these pins will acts as address/datapins. otherwise they are used for port zero pins, 2019 8 201919 Lais ALDIN 160 HET LIEL P1-0-1-7> -) It acts as port pins - These pins are dedicated for port 1 to perform input or output port operations. 11-1 These port does not sexue any other functions, + It is internally pulled up for bi-directional I/o por P2.0-2.7 (A8 AIS) 13 -) The port two pines are multiplexed with higher order address pins [As to AIS]. twhen the MC is accessing external memory these pins provide the higher order address byte otherwise they act as port & pins -) This 8 pins are meant for port 8 operations and this port serves some functions like serial communication signal [RXD, TXD]: Interrupts [INTO, INTI]; Timers [To, Ti]; control signals [wx, Ro].

XTALL and XTALZ :-These plas are used for interfacing an external constal oscillator to get the system clock. and [GROUND]:--) It grounded the internal circuit Vcc This pin is used to provide the power supply to the circuit. -) The RESET pin is an input pin and it is an Active high pinipie of home of home an Active high pin.

The MC will reset and Terminates

The MC will reset and Terminates all activities. EA [External Access]: twhich stands for External Access input. nemory interfacing. memory interfacing. EA is connected to Ground (GND): twhen MC accessing program code stored in external memory. Prorogenst was all and and poss EA is connected to Vec: who morning, sid sic + when MC accessing program code stored in chip Memory.


ALE [Address latch Enable]: -) ALE stands for Address latch Enable.

-) It is used to demultiplex the address & do Signals of port.

1-) IF ALE=1 the bus will acts as Address bus.

1-) If ALE=0 the bus will act as Data bus. PSEN [Program store Enable]:-.- ) psen stands for program store Enable. - API is used to nead a signal for the exten program memory. -> This is an output pin and it active low sign -[23900A- toosata]. Architecture of 8051: in 1981.

The has 4 LB of ROM and 128 bit of RAM. Prisonel interfacing. is connected to mount (Guidant CPU :-- Arethematic Logico Unist por prosessos om mode -, Registers AIBIPSW, temporary registers. 716 bit program counter TC -> Data pointer (DPTR) and SP. prisesson JM mode mp Memora



Avithematic logical Unit:

-) It can perform & bit Arthematic operation

- I It can also martiscate 1 bit & 8 bit logiale

Accumulated Registers :-

a Dt is 8-bit register.

The is used to hold the source operand and sieceive the result of the function.

- Register B:

purpose Register.

Data pointer (DPTR):

-) It is a 16-bit register and used to hold 16 bit address

op table Instructions and external data Transmit

DPH DPL i.e 16-bit DPTR.

8 bit 8-bit

Program counter:

It is an 16-bit register used to hold the address of the memory location from which the next instruction is to be fetched.


stack pointers This is 8 bit register the data is stored on to the stat asing spullow puch (or) all Flag (or) PSW register: The PSW program word register stor sipol ( solows) The set of flags contains, the status information and is considered as one of the spectand is considered as one of the spectagod and is considered as one of the spectagod overflow and is considered as one of the spectagod overflow. the special function register [SFR] Auxilary Flagio POFO RS, ORSO OV STOP OF विभिन्न विकास के विकास carry flag =) cF=1 if the carry occurs beyond 7-bit Auxiliary flag =) AF=1 if the carry generate at 5th bit addition. Flag o" = Fo=1 when result will be zero. Overflow flag = nov = 1 result will be too large. no of present in Accumulation f i is even too to multiplexebb of 2017 toon RSO Bank selection RS 1 Bank 0 = 1 00 H to 07 H thighd l'a Bank 1 = JOBH to OFH select signals J Bank 2 =) to H to 174 multeliment once! Bank 3 =) 184 tolFH

Special Function Registers: of special tunction register This is a set of special function register using their respective address using nespective and access to the input output ports a registers. Times counters, logic control registers can be done through the SFR's. dos sport to to +SFR's located from 80+1 to FFH. - System bus ... - ) The system bus consists of an 8 bit datab 16-bit address bus and control signals. The is used to connect all the internal devices to the copy price odt is 1-10 egalt male Tho ports: 18051 has 82-bidirectional, Ilo pont pins, which arelonganized as 4-parallel 8-bit The portsol Port o -) It act as dual role as I/o ports & multiplexed to ADO-ADJ. Port 1 10. Port 2 -) Ilo ports and Higher order Address HTO of Happins [PR-AIS] Port 3 ) Plo ports & multifunctional.

Interruptsing 2201 common lines primer -) 8051 provides "5" interrupts source -) External Hardware Interrupts = INTO, INTI + External Times Interrupts =) TFO ITFI -) sersal port Interrupt =) RI/TI Receiver INT Transmit Serial port: The serial part of 8051 is full-duplex i.e. it can transmit and succeive data to an external device. + And ft is used for serial communication. Time Registers There are two (16-bit) negisters can be accessed as lower byte and upper byte. TLO + Timer "o" lower byte accessed THO - Times "o" Highes TH + Times "1" lower TAI - Timer "s" Highen I All these registers can be accessed using the address alloted to them which is in SFL and the mange is in between BOH-FFH. Oscillator: The circuit generates the basic Timing clock signal for the operation of circuit using coystal oscillator.

Memory	Teming and	control: This is necessary						
Timing and control signals neguired for the								
internal operation of the circuit is the land								
SFR Registers and their Addresses								
8.No	Register Nan	ne 139t Address Address						
1	Accumulator (A	I of loyes and OEOH						
2	B solve	I brayes and OFOH						
3	PSW	Ves 1900H prest						
9	stact Pointer	DIS02 40 No posso 281 H2 Pull						
5	DPH	No 82H						
63223	ودي دوس وال	12:000 [NO 01) 83H						
- 7	Po	the Hope and sexpect but						
8	61 255 3330	Hope or Person of the						
9	Pa	HOAO " COAOH (- OH						
lo	P3	Yesol " OBOH						
H set	IP.	Yes OB8H (- 11)						
12.	accessed using	Yes 20012100A8Hadt MAL						
13	TMOD HOR	No of 894 sailb						
14	ICON	Yes 88H						
15	THO	Malara HAS cheat of Mare a						
16	TLO 10 .80	HORO OF SOR HANDE Stade						
17	THI	No 100 8 DH to loty						
	1							


	18	TL1	No	8 BH			
	19	SCON	Yes	98 H	The Part of		
	20	SBUF	No (po	99 H	The same of		
	21	PCON /	No No	8 4H			
Memory organisation of 8051:-							
-) 128 bytes of RAM.							
	-) 4tB	of ROM.	1 2 300	777	A TOTAL		
_ 64 kB of external memory SRAM.							
I hates of internal program memory							
	ent h	as inbu	filed memo	ry car on			
,	Memory	is use	d for ste	own a priodic	am code.		
	and war	iable dat	a.				
B		0000	mnisations	4	He		
8	13 13 (3)		0000 10 101	and on	p on the		
		- 1					
	alca the	most fl	exible in 7		ading, writing		
	1	C 20 20 1	FS COILLE				
	- P	buter o	Pinternal	Kulic 17	ignal as beion		
The 128 bytes of internal RAM is original as below 1. Four register bank (Bank o, Bank 1, Bank 2, Bank 3)							
	each of	21:8-8	(total 32 by	tes), The d	e-laure out		
each of 8-bits (total 32 bytes). The de-fault bank register is bank 0. The remaining banks are sele-							
cted with the help of RSO & RS, bits of PSW							
	register	C.			- (L. avishi		




Micro controller as a storage area for the operating stack the \$32-byte of RAM from are used as working address to OOH to IFH registers. The registers are named as Ro-Rz \* each registee can be add ressed by it name Tolerand (8) in RAM address OFFFH 4KB of ROM Internal Catron (4kB) Juglio bus al strong rugt o his tabivito \* EA (External access) pin of 8051 is connected to high order to make them happet all high memory spant a - and day and external 64 KB OF the part plans. This HATAA External program Memory USEG . 163. operated a platine 10(0N 0210) input and out pit open wall whole been wished program memory II 48d-8: NO 22 0 togs 0 000H

[External Access] pin of 8051 is the connected to the logic High 60-bytes of Internal program Memory: -) (External Access) pin of 8051 is connected to the ground (zero). Poterna Rogram Memory ePROM / (60 bytes) Input and Output ports [210 ports) and Graits The Ito ports are divide into four ports in 8051 Microcontroller i.e. porto, porti, porto, port In order to make them input, all the ports mut be set i.e. - a High bit must be sent to all the port pins. This normally done by the " Instruction " SET B". -) port o is a bidirectional ilo ports used for Portor input and output operations and also holds address and data lines. Company - port o is an 8-bit Ilo port with dual purpos

off external memory is used, these ports pins are used for the lower address byte address data [ADo-AD] Control signal access datas Bi-directional 0 Internal onte pin part control Q logic It what we ked posts out 1 2021 Read latch -) port o can also be used as address/databus. [ADo-AD+], allowing it to be used for both address and data bus, twhen connecting the 8051 to an external nemory, port o Provides both address and data. The 8051 multiplexes the address and data through port o to save the pins. ) when ALE=0. It provides data ABO-ADF, and when ALE=1 it provides address and data with the help of latch.





Addressing modes of 8051:
The various formates of specifing the operands

are called a Addressing modes.

There are Five types of addressing modes

1. Intermediate

2. Direct

3. Register

1. Intermediate :-

The va In this addressing mode specified in instruction Itself. data is specified by #'symbol before the data in the instruction.

EX :- MOVA, #34H mov DPTR, # 1234H

4. Indfred

5. Indexed

In this addressing of operand is specified instruction only internal RAM and SFR Address allows Ex. MOVA, 35H (using internal RAM)

MOVA, 90H (using internal SFR)

#### **UNIT - 5 ARM PROCESSOR**

#### ARM PROCESSOR:

An Arm processor is one of a family of central processing units (CPUs) bas ed on the reduced instruction set computer (RISC) architecture for computer processors. Arm Limited, the company behind the Arm processor, designs the core CPU components and licenses the intellectual property to partner organizations, which then build Arm-based chips according to their own requirements. Arm Limited does not manufacture or sell any chips directly.

The ARM microcontroller stands for Advance RISC Machine; it is one of the extensive and most licensed processor cores in the world. The first ARM proce ssor was developed in the year 1978 by Cambridge University, and the first AR M RISC processor was produced by the Acorn Group of Computers in the year 1985. These processors are specifically used in portable devices like digital ca meras, mobile phones, home networking modules and wireless communication technologies and other embedded systems due to the benefits, such as low power consumption, reasonable performance, etc. This article gives an overview of ARM architecture with each module's principle of working.

# An Introduction to ARM Architecture w ith Each Module's Working Principle

#### ARM Architecture:

The ARM architecture processor is an advanced reduced instruction set computing [RISC] machine and it's a 32bit reduced instruction set computer (RISC) microcontroller. It was introduced by the Acron computer organization in 1987. This ARM is a family of microcontroller

developed by makers like ST Microelectronics, Motorola, and so on. The ARM a rchitecture comes with totally different versions like ARMv1, ARMv2, etc., and, each one has its own advantage and ARM Architecture comes with totally different versions like ARMv1, ARMv2, etc., and, each one has its own advantage and disadvantages.


#### **ARM ARCHITECTURE**

The ARM cortex is a complicated microcontroller within the ARM family that h as ARMv7 design. There are 3 subfamilies within the ARM cortex family :

- ARM Cortex Ax-series
- ARM-Cortex Rx-series
- ARM-Cortex Mx-series

The ARM Architecture

- Arithmetic Logic Unit
- Booth multiplier
- Barrel shifter
- Control unit



#### Arithmetic Logic Unit (ALU)

The ALU has two 32-bits inputs. The primary comes from the register file, wher eas the other comes from the shifter. Status registers flags modified by the AL U outputs. The V-bit output goes to the V flag as well as the Count goes to the C flag. Whereas the foremost significant bit really represents the S flag, the ALU output operation is done by NORed to get the Z flag. The ALU has a 4bit function bus that permits up to 16 opcode to be implemented.

**Booth Multiplier Factor** 

The multiplier factor has 3 32-bit inputs and the inputs return from the register file. The multiplier output is barely 32-Least Significant Bits of the merchandi se. The entity representation of the multiplier factor is shown in the above block diagram. The multiplication starts whenever the beginning 04 input goes a ctive. Fin of the output goes high when finishing.

#### **Booth Algorithm**

Booth algorithm is a noteworthy multiplication algorithmic rule for 2's comple ment numbers. This treats positive and negative numbers uniformly. Moreover, the runs of 0's or 1's within the multiplier factor are skipped over without any a ddition or subtraction being performed, thereby creating possible quicker multiplication. The figure shows the simulation results for the multiplier test be nch. It's clear that the multiplication finishes only in16 clock cycle.

#### **Barrel Shifter**

The barrel shifter features a 32-bit input to be shifted. This input is coming back from the register file or it might be immediate data. The shifter has different control inputs coming back from the instruction register. The Shift field within the instruction controls the operation of the barrel shifter. This field indicates the kind of shift to be performed (logical left or right, arithmetic right or rotate right). The quantity by which the register ought to be shifted is contained in an immediate field within the instruction or it might be the lower 6 bits of a register within the register file.

The shift\_val input bus is 6-bits, permitting up to 32 bit shift. The shifttype indicates the needed shift sort of 00, 01, 10, 11 are corresponding to shift left, shift right, an arithmetic shift right and rotate right, respectively. The barrel shifter is especially created with multiplexers.


#### Control Unit

For any microprocessor, control unit is the heart of the whole process and it is r esponsible for the system operation, so the control unit design is the most important part within the whole design. The control unit is sometimes a pure comb inational circuit design. Here, the control unit is implemented by easy state ma chine. The processor timing is additionally included within the control unit. Signals from the control unit are connected to each component within the process or to supervise its operation.

#### ARM Microcontroller Register Modes

An ARM microontroller is a load store reducing instruction set computer architecture means the core cannot directly operate with the memory. The data operations must be done by the registers and the information is stored in the memory by an address. The ARM cortex-M3 consists of 37 register sets wherein 31 are general purpose registers and 6 are status registers. The ARM uses seven processing modes to run the user task.

- USER Mode
- FIQ Mode
- IRQ Mode
- SVC Mode
- UNDEFINED Mode
- ABORT Mode
- Monitor Mode



**ARM Microcontroller Register Modes** 

**USER Mode:** The user mode is a normal mode, which has the least number of registers. It doesn't have SPSR and has limited access to the CPSR.

**FIQ and IRQ:** The FIQ and IRQ are the two interrupt caused modes of the CPU. The FIQ is processing interrupt and IRQ is standard interrupt. The FIQ mode has additional five banked registers to provide more flexibility and high performance when critical interrupts are handled.

SVC Mode: The Supervisor mode is the software interrupt mode of the process

or to start up or reset.

**Undefined Mode:** The Undefined mode traps when illegal instructions are executed. The ARM core consists of 32-bit data bus and faster data flow.

**THUMB Mode:** In THUMB mode 32-bit data is divided into 16-bits and increas s the processing speed.

**THUMB-2 Mode:** In THUMB-2 mode the instructions can be either 16-bit or 32 bit and it increases the performance of the ARM cortex –M3 microcontroller. The ARM cortex-m3 microcontroller uses only THUMB-2 instructions.


Some of the registers are reserved in each mode for the specific use of the co e. The reserved registers are

- Stack Pointer (SP).
- Link Register (LR).
- Program Counter (PC).
- Current Program Status Register (CPSR).
- Saved Program Status Register (SPSR).

The reserved registers are used for specific functions. The SPSR and CPSR contain the status control bits which are used to store the temporary data. The SPSR and CPSR register have some properties that are defined operating modes, interrupt enable or disable flags and ALU status flag. The ARM core operates in two states 32-bit state or THUMBS state.

## ARM-Cortex Microcontroller Programming

In the present days, the microcontroller vendors are offering 32-bit microcontrollers based on ARM cortex-m3 architecture. Many <a href="embedded system">embedded system</a> developed a are starting to use these 32-bit microcontrollers for their projects. The ARM microcontrollers supports for both low-level and high level programming languages. Some of the traditional microcontroller architectures are made with many limitations therefore, difficult to use the high level programming language.



**ARM-Cortex Microcontroller Programming** 

For example the memory size is limited and performance might not be sufficient. The ARM microcontrollers runs at 100Mhz frequency and higher performance, therefore it supports the higher level languages. The ARM microcontroller is programmed with different IDES such as keiluvision3, keiluvision4, coocox and so on. A 8-bit microcontroller use 8-bit instructions and the ARM cortex-M uses a 32-instructions.

Additional Uses of the Cortex Processor

It is a reduced instruction set computing Controller

- 32-bit high performance central processing unit
- 3-stage pipeline and compact one

It has THUMB-2 technology

- Merges optimally with 16/32 bit instructions
- High performance

It supports tools and RTOS and its core Sight debug and trace

- JTAG or 2-pin serial wire debugs connection
- Support for multiple processors

Low power Modes

- It supports sleep modes
- Control the software package

# ARM costex M3- Processor Architecture:

The cortex -m3 processor is specifically developed for high - performance, low-cost platforms.

The cortex-M3 is 32-bit MP. It has 32-bit date Path, 32-bit Register bank, and 32-bit memby interface.

MVIC (nuted nectored Interrupt controller):

\* The highly configurable MVIC is an integral part of the contex m3 processor and provides the processor's outstanding Interrupt handling abolities.

\* It supplies a non-markable Interrupt (NMI) and 32 several pumpose physical Interrupts

that contains the address of the functions to be executed.

\* It supports nesting (stacking) of Interrupts.

Memory Protection unto (MPU):

by protecting the critical date used by operating system from its user application.

\* Seperating processing task by disallowing access data to each other's data

\* Disabiling accus to memory legions.

\* Detecting unexpected memory accesses.

The MPU separates the memory into distinct Regions and implements protection by preventing disallowed accesses. The MPU supports upto 8 regions each of which can be divided into 8 sub regions.


Debug and Trace:

The debug access into a contex-m3 processor based system is through the Debug Access port (DAP).

- (1) DAP can be implemented a seried whre Debug port (SW-DPP) for a two-pin (clock and data) interface
- ii) Serial where JTAG pelong port (SWJ-Dp) that enables either JTAG on SW protocol to be used.
- \* when a debuy event takes place, the cortex-m3 processor can either be halt mode or, the debug monitor mode.

Decoder, ALU, Register Bank:

- \* The contex-m3 core contains a decoder for baditional thumb and new thumb-2 Instructions.
- An Advanced Alu with support 4/10 multiply and divide, control logic, and interfaces to the other components of the processor.
- \* The worker M3- processor contains 13 general purpose Rejistery two stack pointers,
  - A link Register,
  - A program counter,
  - A No. of Special Registers in cluding Program status Registers.



## Interconnect!

- Interconnect connect the processor and debug interface external buses. 40 the
- contex-M3 to carry Instruction fetches This allows
- The Interfaces are as follows main bus
  - (i) system buy
  - $\tilde{E}$ code memony bus
  - private peripheral buy (11)

- The system bus is used to accuss (SRAM), peripherals, external RAM, external devices.
- \* The private peripheral bus provides access to a part of the system- level memby.
- \* code memory bus provides access to code memory, which consists of two burks \ I code

  D-code
- \* The coetex m3 supports thumb-2 Instruction set.

# SOFTWARE DELAY IN ARM COMEX -M3 PROCESSON:

In cortex m3 processor, It requires 12 cycles of the Processor clock for executing single Instruction cycle.

- $\Rightarrow$  For an ARM contex-m3 clocked by a 12mHz crystal, the time staten by executing one instruction cycle 1 instruction =  $\frac{12}{12mHz} = 1 \mu \mu c$ .
  - The shortest physhicition will execute in juric and other instructions will take 2 on more pas useconds depending up on the size of the instruction.
  - thus a time delay of any magnitude can be generated by looping suitable instructions a required not of time.
  - \* Software delay is not very accurate because we cannot exactly predict how bruch time it takes for executing single Instruction.

\* It is better to use timer for generating delay in time critical applications.

\* How ever software delay routines are very easy to develop and well enough for less critical and simple applications generate a delay wring looping:

Delay - one-ms:

Mov ro,#3

wait : sub Ro, #1

bne wast

nop

nop

by ly

=> you can up systick inside ARM processor for delay. Just program it to court each IM, or less if you have enough clock speed, and do-while loop till your delay value expires.

(2u tris) 2u track biov

2 unsigned ent cnt;

while (US--->0)

ent = STK\_VAL; (systick counter)

while (STK-VAL-cnt) < 2); (Repeat Hill 2 thicks)

## SUB ROUTINE :

A submoutine is a block of code that performs a task based on some arguments and optionally returns a result.

- \* Registers Ro to Rg are wed to pass arguments to subsouting
- \* And Ro is used to pass a result back to the callets.
- only one copy of the instructions that constitute the subroutine is placed in memory and can be accessed repeatedly.

# components of Submuhines:

An Assembly language soutine has

- The location of the first instruction in the soutine.
- 2. parameters

  The list of Registers on memory locations that contain the Parameters for the soutine.
- 3. Return values

  The list of registers or, methody locations to save the registers.
- 4. working storage

  The Reg or, mem locations required top the soutine to Pertorn 9th task.

## calling submutine:

1" you should be able to call the subsoutine from anywhere a, once the subsoutine is complete, it should return back

of Sn ARM, the Branch and link instruction (BL) is used to Branch to subroutine.

BL my\_subroutine; it points 1st line to subroutine

- \* This instruction saves the current address of program counter (pc) in the link register (LR) before placing the starting address of the subroutine in (pc).
  - \* when subvoutine has completed the task, the processor must be able to branch back to the instruction immediately
- \* To return from subroutine should use the following.

EX.

BX LR; Return back

Program: This subrowtine takes a number as input accumulates the sum and stores the result in memory.

PRESERVES thumb

AREA my Date, DATA, READWRITE

SUMP DCD 0; intialized to zero

AREA CODE READONLY ALIGN=2

ENTRY

EXPORT...main

MAIN: LDR RI, NI
mov Ro, \$\forall \text{BL} \text{ sump}

LDR R3, = sump

STR Ro, [R3]

B STOP

SUM UP PROC

ADD RO, RO, RI, RI

SUBS RI, R, #1

BGT SUM UP

BX LR

ENDP

N DCD 5

ALIGN

STOP

# PARAMETER PASSING:

when calling a subroutine, a calling program needs a mechanism to provide to the subroutine the ilp parameters, the operands that will be used in computation in the sub routines on their addresses.

The exchange of information between a calling frogram and a subsoutine is called as parameter passing \* The parameter passing may be accomplished in three different ways.

- 1. Place the parameters in the registers.
- 2. Place the parameters in block of memory
- 3. Transfer the parameters and results on the HIW stack-

This is the simplest method to pass parameters via the registers. Memory address, counters and other data can be passed to the subroutines through registers.

Parameters

P. The length at the string can be passed through the Refisters.

Ro and starting address of both the Strings possed through

Registers R, & Ro

Prom: MOV Ro, at stelength

mov R, , = string 1

mov R2, = string 2

BL my\_subroutine

TYPU of Parameters:

- 1. Pars-by-value: you are making copy in memory of the actual parameters value that is pto passed in.
  - \* changing the value on subroutine will not change the actual value of the parameter
- 2. Pass-by-Reference: In this method address of Parameters placed in the parameter's list.
  - \* changing the parameter in the subroutine will also change the actual value.
- 3. Pass by name: Instead of Passing either value or, the seference of the parameter a Stoing containing the name of the parameter is passed.
- \* This method is flexible, but time Konsuming to verify lookup table all the time.
- > copy the subroutine program below.


### **NESTED VECTORED INTERRUPT CONTROLLER(NVIC):**

NVIC is an on-chip controller that provides fast and low latency response to int errupt-driven events in ARM Cortex-M MCUs. In this tutorial, We will explain the role of the nested vectored interrupt controller (NVIC) in interrupt handling requests of ARM Cortex-M microcontrollers. At the start, we will explain the exception and interrupt concepts that are related to Cortex-M architecture. After that,

we will also see how interrupts are handled by the Nested Vectored Interrupt Co ntroller (NVIC) of ARM MCU. In the last section, we will discuss what is the nee d of prioritizing an interrupt or exception.

In Cortex-M microcontrollers, a nested vectored interrupt controller usually kno wn as NVIC is used to handle all the interrupts and exceptions that Cortex-M s upports

#### Microcontroller



The nested vectored interrupt controller is basically an integrated part of Corte x-M because of its tight integration with the cortex-M core. We can also config ure the interrupt controller according to our needs using specific registers. The mode of operation of most of the interrupt registers is privileged i.e. they can only be accessed in privileged mode, but if the interrupt is a software interrupt than these registers can be accessed in user mode also. Followings are the main responsibilities of NVIC:

- Interrupts handling
- Programmable interrupt feature
- Interrup tail chaining
- Low interrupt latency management