SET-1

# II B. Tech I Semester Supplementary Examinations, June - 2015 DIGITAL LOGIC DESIGN 

(Com. to CSE, IT)
Time: 3 hours
Max. Marks: 70

## Note: 1. Question Paper consists of two parts (Part-A and Part-B) <br> 2. Answer ALL the question in Part-A <br> 3. Answer any THREE Questions from Part-B

## PART -A

1 a) Convert the decimal number 46 to binary number system also explain the steps of 4 M conversion
b) Realize Ex-OR gate operation with minimal number of NAND gates 4M
c) Compare serial adder and parallel adder 4M
d) List the basic flip flop applications 3M
e) Explain the concept of bidirectional shift register 4M
f) What is programmable logic array? How it differs from ROM? 3M

## PART -B

2 a) Perform the following arithmetic operation using l's complement method:
i) Add (-19) 10 and (29) 10 ii) Add (21) $)_{10}$ and (37) ${ }_{10}$
b) The Hamming code 010110110 is received at the receiving end. Correct the 8 M received data if there is any error.
3 Using Quine-Mc Cluskey method,obtain minimal expression for the following 16M Boolean function
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(8,12,13,18,19,21,22,24,25,28,30,31)+\sum \varphi(2,6,9,20,26,29)$
4 a) Implement the following using a multiplexer
$\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(0,1,2,3,4,9,13,14,15)$
b) Draw the logic diagram of 8:1 MUX with active low enable input using NAND

8M gates

5 a) Draw the circuit diagram of J-K flip flop with NAND gates with positive edge triggering and explain its operation with the help of a truth table.
b) What is race around condition and how is it eliminated.

6 a) What is the difference between serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to serial. What type of register is needed?
b) Draw the logic diagram of a MOD-10 count up ripple counter using count reset and explain its operation.

7 a) Draw the internal logic construction of 32 X 4 ROM and explain how an Boolean expression is implemented using it.
b) Implement the following Boolean expressions using ROM
$\mathrm{F}_{1}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\sum \mathrm{m}(0,2,4,7)$
$\mathrm{F}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\sum \mathrm{m}(1,3,5,7)$
1 of 1

# II B. Tech I Semester Supplementary Examinations, June - 2015 DIGITAL LOGIC DESIGN 

(Com. to CSE, IT)
Time: 3 hours
Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any THREE Questions from Part-B

## PART -A

1 a) $(25.75)_{10}$ to binary number 4 M
b) Find the compliment of the following expression $\left(\mathrm{AB}^{\prime}+\mathrm{C}\right) \mathrm{D}^{\prime}+\mathrm{E} \quad 4 \mathrm{M}$
c) Implement 1:8 demultiplexer using two 1:4 demultiplexer $\quad 4 \mathrm{M}$
d) Compare combinational circuits and sequential circuits 4M
e) Write the applications of shift register 3M
f) What are the programmable logic devices 3 M

PART -B
2 a) Perform the following using BCD arithmetic.
i) $1263_{10}+9687_{10}$
ii) $7672_{10}+3378_{10}$
b) Perform the following subtraction:

8M
i) $(11010)_{2}-(10000)_{2}$ using 1's complement ii) $(1000100)_{2}-(1010100)_{2}$ using 2 's complement

3 a) Using K-map determine SOP realization of the following
b) Realize a two level NAND-NAND circuit for the following $\mathrm{F}=(\mathrm{w} . \mathrm{x} . \mathrm{y})+(\mathrm{y} . \mathrm{z})$

4 a) Implement the following using 4 to 16 line decoder
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,1,4,7,9,12,14)$
b) Design 4X1 MUX using 2X4 decoder and basic logic gates

5 a) Define the following terms of a flip flop.(i) Hold time (ii) Set up time 6M (iii) Propagation delay time.
b) Draw the circuit diagram of master-slave J-K flip flop and explain its operation with the help of a truth table. How is it different from edge trigged flip flop? Explain.
6 a) Draw the logic diagram of a four bit binary ripple counter and explain its 8M operation.
b) Explain the working of serial in parallel out shift register with logic diagram and waveforms.

7 a) Draw and explain the block diagram of PLA $\quad 8 \mathrm{M}$
b) Implement following Boolean functions using PLA

$$
\mathrm{F}_{1}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\sum \mathrm{m}(0,1,3,5) \text { and } \mathrm{F}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\sum \mathrm{m}(0,3,5,7)
$$

SET - 3

## II B. Tech I Semester Supplementary Examinations, June - 2015 DIGITAL LOGIC DESIGN

(Com. to CSE, IT)
Time: 3 hours
Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any THREE Questions from Part-B

## PART -A

1 a) Decimal number 86 to octal number system also explain the steps of conversion
b) State and prove consensus theorem
c) Realize $\mathrm{f}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\sum(0,1,5,7)$ using AND, OR and inverter gates
d) Explain the difference between racing and toggling
e) What is the difference between synchronous and asynchronous counter
f) List the applications of PLA

## PART -B

2 a) Briefly explain error detecting and error correcting codes with examples.
b) Convert the following to Decimal and then to Hexadecimal.
i) $1267_{8}$
ii) $11011101_{2}$ iii) $786_{10}$

3 a) Find the prime implicants, essential prime implicants and number of minimal expressions for the given function using K -map $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(1,3,5,7,8,10,12,13)$
b) Realize a two level OR-AND circuit for the following $\mathrm{F}=\left(\mathrm{x}+\mathrm{y}^{\prime}\right) . \mathrm{z}+\left(\mathrm{x}^{\prime} \cdot \mathrm{y} \cdot \mathrm{z}^{\prime}\right)$

4 a) Design and realize the combinational logic circuit for converting a BCD number to a seven segment display
b) Design a full adder with two half adders and other logic gates and explain its operation.

5 a) Compare latch and flip flop
b) Realize D-latch using S-R latch. How is it different from D-flip flop? Draw the circuit using NAND gates and explain.
6 a) Explain the operation of universal shift register with suitable examples.
b) Explain operation of Johnson counter with a diagram

7 a) Give the comparison between PROM, PLA and PAL
b) Realize the BCD to EXCESS-3 code converter using PLA

SET - 4

# II B. Tech I Semester Supplementary Examinations, June - 2015 DIGITAL LOGIC DESIGN 

(Com. to CSE, IT)
Time: 3 hours
Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B)<br>2. Answer ALL the question in Part-A<br>3. Answer any THREE Questions from Part-B

## PART -A

1 a) Convert 6ABC.2A to decimal number system 4M
b) Convert the following expression to POS from $(A+B+C)(A B+A C) \quad 3 M$
c) Realize the functionality of NAND gate using 2X1 multiplexer 4M
d) Explain the difference between edge triggering and level triggering 4 M
e) Define counter? Write the classification of counter 4M
f) What are the advantages of PLD 3M

## PART -B

2 a) Using 2's complement perform the following: 8M
i) $(42)_{10}-(68)_{10} \quad$ ii) $(78)_{16}-(56)_{16}$
b) Perform each of the following decimal subtraction in excess-3 code 8M
i) $29-14$
ii) $205-196$
iii) $471-352$

3 a) Using Boolean algebra rules simplify the following Boolean expression and 8 M implement in NAND logic $f(A, B, C, D)=\sum m(10,11,14,15)$
b) Find the minimal expression using K- map for given function F 8M $F(w, x, y, z)=\sum(0,2,3,5,7,9)+\sum_{d}(1,6,10,11)$

4 a) Construct a 4 X 16 decoder using 2 X 4 decoder. Show the schematic diagram neatly.
b) Realize full adder circuit using multiplexer.

5 a) Draw the truth table, logic diagrams of J-K, R-S, D and T type flip flops
b) Convert a T flip flop to D flip flop and write characteristic equations of T and D flip flops.

6 a) What is the procedure for designing a synchronous counter?
b) The content of a 4-bit register is initially 1101. The register is shifted six times to the right with the serial input being 101101. What is the content of the register after each shift?

7 a) Draw the internal construction of PLA having three inputs, three product terms $\quad 8 \mathrm{M}$ and two outputs
b) Tabulate the PLA programming table for the four Boolean functions listed below. 8 M Minimize the number of product terms
i) $A(x, y, z)=\sum(1,2,4,6)$
ii) $\mathrm{B}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\sum(0,1,6,7)$
iii) $C(x, y, z)=\sum(2,6)$
iv) $\mathrm{D}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\sum(1,2,3,5,7)$

